

Jaehoon Shim
Seongyeop Jeong
Ilkueon Kang
Wookje Han
Jinsol Park

(snucsl.ta@gmail.com)

Systems Software &
Architecture Lab.

Seoul National University

Fall 2022




4190.308: Computer Architecture Lab. 4


SNURISC5

SNURISC5

- A 5-stage pipelined RISC-V Simulator
- It consists of
 - IF: Instruction fetch
 - ID: Instruction decode
 - EX: Execute
 - MM: Memory access
 - WB: Writeback



SNURISC5



SNURISC5

■ Overall simulator architecture

- snurisc5.py: It parses arguments from the user and controls the overall simulation
- program.py: It loads the contents of the input RISC-V executable file to *imem*
- pipe.py: It controls the actual execution of the simulation
- stages.py: It contains the datapath information for each stage and the control logic
- components.py: It has various hardware components such as RegisterFile, Register, Memory, ALU, and Adder
- isa.py: It has definition of each instructions and decoding logic for RISC-V instruction set
- consts.py: It defines various constants used throughout the simulator

SNURISC5

■ class Pipe (in datapath.py)

```
def set_stages(cpu, stages):
    Pipe.cpu = cpu
    Pipe.stages = stages
    Pipe.IF = stages[S_IF]
    Pipe.ID = stages[S_ID]
    Pipe.EX = stages[S_EX]
    Pipe.MM = stages[S_MM]
    Pipe.WB = stages[S_WB]
```

Reverse order due to
dependence of
hazard/forwarding
detection

```
def run(entry_point):
    IF.reg_pc = entry_point
    while True:
        Pipe.WB.compute()
        Pipe.MM.compute()
        Pipe.EX.compute()
        Pipe.ID.compute()
        Pipe.IF.compute()
        # Update states
        Pipe.IF.update()
        Pipe.ID.update()
        Pipe.EX.update()
        Pipe.MM.update()
        ok = Pipe.WB.update()
        if not ok:
            break
```

Manipulation of signals using
some combinational logic
performed inside of the stage

Contents of the pipeline
registers are updated


Each points to the corresponding objects of
IF, ID, EX, MM, and WB classes

SNURISC5

■ Naming convention

- Pipeline registers
 - Implemented as class variables
→ referenced as [class name].[variable name]
 - Prefix ‘reg_’ is added

e.g., EX.reg_pc: pipeline register ‘reg_pc’ between ID and EX stage



• Internal signals within a stage


- Implemented as instance variables
→ referenced as self.[variable name] or Pipe.[class name].[variable name]

e.g., self.pc defined in the ID stage can be referenced as Pipe.ID.pc

SNURISC5

■ Usage conventions

- When you want to pass the pipeline register to next stage,



SNURISC5

- For more detailed information, refer to SNURISC5 github
 - pyrisc/pipe5/README.md
 - pyrisc/pipe5/GUIDE.md

Specifications

Overview

- [Part 1] Supporting push & pop instructions
- [Part 2] Branch Prediction with Branch Target Buffer (BTB)
- [Part 3] Design Document

[Part I] Supporting push & pop instructions

Part I (40 Points)

Supporting push & pop instructions with 5-stage pipelined RISC-V processor simulator


- Push, Pop: instructions to access data in the stack memory
- Not originally part of the RISC-V architecture set

push reg: $R[sp] \leftarrow R[sp] - 4$
 $M[R[sp]] \leftarrow R[reg]$

pop reg: $R[reg] \leftarrow M[R[sp]]$
 $R[sp] \leftarrow R[sp] + 4$

Part I (40 Points)

- We encoded push & pop instructions in R-type format
 - Argument of push is encoded in the `rs2` field (value will be written to memory like `sw` instruction)
 - Argument of pop is encoded in the `rd` field



Part I – Example (I)

Forward sp	1	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID								
push t0		IF								
pop t1	push & pop requires the value of sp before EX stage → forwarded									

Part I – Example (I)

Forward sp	1	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX		sp is available now!					
push t0		IF	ID		for push, sp needs to be decremented at EX stage					
pop t1	push & pop requires the value of sp before EX stage → forwarded		IF							

Part I – Example (I)

Forward sp	1	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM sp forwarded						
push t0		IF	ID	EX						
pop t1	push & pop requires the value of sp before EX stage → forwarded		IF	ID						

Part I – Example (I)

Forward sp	1	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM sp forwarded	WB					
push t0		IF	ID	EX sp forwarded	MM					
pop t1	push & pop requires the value of sp before EX stage → forwarded		IF	ID	EX sp forwarded					

Part I – Example (I)

Forward sp	1	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM sp forwarded	WB					
push t0		IF	ID	EX sp forwarded	MM	WB				
pop t1	push & pop requires the value of sp before EX stage → forwarded		IF	ID	EX sp forwarded	MM	WB			

Part I – Example (2)

Load-use hazard	1	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM sp forwarded						
push zero		IF	ID	EX						
pop t0			IF	ID						
push t0				IF						

Part I – Example (2)

Load-use hazard	1	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM	WB					
push zero		IF	ID	EX	MM					
pop t0			IF	ID	EX					
push t0				IF	ID					

Value is now pushed to stack on dmem

sp forwarded

Part I – Example (2)

Load-use hazard	1	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM	WB					
push zero		IF	ID	EX	MM	WB				
pop t0			IF	ID	EX	MM				
push t0				IF	ID	ID				

t0 can be known only after MM stage of pop is done
 Even though t0 is not needed in the EX stage, we stall just like the load-use hazard

Part I – Example (2)

Load-use hazard	1	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM	WB					
push zero		IF	ID	EX	MM	WB				
pop t0			IF	ID	EX	MM	WB			
push t0				IF	ID	ID	EX			

Part I – Example (2)

Load-use hazard	1	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM	WB					
push zero		IF	ID	EX	MM	WB				
pop t0			IF	ID	EX	MM	WB			
push t0				IF	ID	ID	EX	MM	WB	

[Part 2] Branch Prediction with Branch Target Buffer

Part 2 (40 Points)

Branch Prediction with Branch Target Buffer (BTB)

- Current pipelined processor uses an *always-not-taken* branch prediction scheme
- Two cycles are wasted when the branch is taken

Always-not-taken	I	2	3	4	5	6	7	8	9	10
beq t0, t0, L1	IF	ID	EX MISPREDICTED	MM	WB	Branch is always predicted to be not-taken, so just fetch instructions from PC+4				
add t1, t2, t3		IF	ID	BUBBLE	BUBBLE	BUBBLE				
addi t1, t1, -1			IF	BUBBLE	BUBBLE	BUBBLE	BUBBLE			
...										
...										
L1: sub t5, t6, t3				IF	ID	EX	MM	WB		
xori t5, t5, 1					IF	ID	EX	MM	WB	
add t6, t6, t5						IF	ID	EX	MM	WB

Part 2 (40 Points)

Branch Prediction with Branch Target Buffer (BTB)

- Use a **branch predictor** to increase the chances of fetching the right instruction after a branch

Right Prediction	I	2	3	4	5	6	7	8	9	10
beq t0, t0, L1	IF	ID	EX	MM	WB					
add t1, t2, t3	Predict that branch will be taken in the IF stage!									
addi t1, t1, -1	Fetch the right instruction from the target address									
...										
...										
L1: sub t5, t6, t3	IF	ID	EX	MM	WB					
xori t5, t5, 1		IF	ID	EX	MM	WB				
add t6, t6, t5			IF	ID	EX	MM	WB	No cycles wasted! :)		

Part 2 (40 Points)

The Branch Target Buffer (BTB)

- Caches recent information on **taken** branches
 - Valid bit: 0 or 1. Indicates whether the corresponding entry has valid information
 - Tag: Represent the address of a branch instruction
 - Target Address: Address to jump to when the branch is taken.

A diagram illustrating the structure of a Branch Target Buffer (BTB). It shows a grid of $N = 2^k$ entries, indexed from 0 to $N-1$. Each entry consists of three fields: 'Valid Bit', 'Tag', and 'Target Address'. The 'Valid Bit' field contains either 0 or 1, indicating if the entry is valid. The 'Tag' field contains the address of the branch instruction. The 'Target Address' field contains the address to which the branch should jump. Ellipses indicate that there are many more entries than shown.

	Valid Bit	Tag	Target Address
Index 0
Index N-1

Part 2 (40 Points)

I) Encounter a branch instruction (IF stage)

PC → 0x80000004	beq t0, t0, L1
0x80000008	add t1, t2, t3
0x8000000c	addi t1, t1, -1
...	
0x80000024	L1: sub t5, t6, t3

Part 2 (40 Points)

Last two bits not considered because they are always 0b00

I) Encounter a branch instruction (IF stage)

PC → 0x80000004

beq t0, t0, L1

0x80000008

add t1, t2, t3

0x8000000c

addi t1, t1, -1

...

0x80000024

L1: sub t5, t6, t3

2) Calculate the tag and index from the PC

Remaining $32-(k+2)$ bits → this becomes the tag

0b1000 0000 0000 0000 0000 0000 0000 0100

If $k=4$ → this becomes the index

Part 2 (40 Points)

Last two bits not considered because they are always 0b00

1) Encounter a branch instruction (IF stage)

PC → 0x80000004

beq t0, t0, L1

0x80000008

add t1, t2, t3

0x8000000c

addi t1, t1, -1

...

0x80000024

L1: sub t5, t6, t3

2) Calculate the tag and index from the PC

Remaining $32-(k+2)$ bits → this becomes the tag

0b1000 0000 0000 0000 0000 0000 0100

If $k=4$ → this becomes the index

3) Check the corresponding entry in the BTB

	Valid Bit	Tag	Target Address
Index 0			
Index 1	I	0x2000000	0x80000024
Index N-1

Part 2 (40 Points)

Last two bits not considered because they are always 0b00

1) Encounter a branch instruction (IF stage)

PC → 0x80000004

beq t0, t0, L1

0x80000008

add t1, t2, t3

0x8000000c

addi t1, t1, -1

...

0x80000024

L1: sub t5, t6, t3

2) Calculate the tag and index from the PC

Remaining 32-(k+2) bits → this becomes the tag

0b1000 0000 0000 0000 0000 0000 0100

If k=4 → this becomes the index

3) Check the corresponding entry in the BTB

	Valid Bit	Tag	Target Address
Index 0			
Index 1	1	0x2000000	0x80000024
Index N-1

4) Fetch next instruction from target address

0x80000004

beq t0, t0, L1

0x80000008

add t1, t2, t3

0x8000000c

addi t1, t1, -1


...

PC → 0x80000024


L1: sub t5, t6, t3

Part 2 – Example (I)


IF	ID	EX	MM	WB
bne	addi	li		




Index	Valid	Tag	Target Addr	K=4	IF	ID	EX	MM	WB
					sub	bne	addi	li	




Index	Valid	Tag	Target Addr	K=4	IF	ID	EX	MM	WB
					ebrk	sub	bne	addi	li
2	I	0x2000000	0x80000004						




Index	Valid	Tag	Target Addr		K=4	IF	ID	EX	MM	WB
2	I	0x2000000	0x80000004			addi	BUB	BUB	bne	addi




Index	Valid	Tag	Target Addr		K=4	IF	ID	EX	MM	WB
2	I	0x2000000	0x80000004			bne	addi	BUB	BUB	bne




Index	Valid	Tag	Target Addr		K=4	IF	ID	EX	MM	WB
2	I	0x2000000	0x80000004			addi	bne	addi	BUB	BUB




Index	Valid	Tag	Target Addr		K=4	IF	ID	EX	MM	WB
2	I	0x2000000	0x80000004			bne	addi	bne	addi	BUB




Index	Valid	Tag	Target Addr		K=4	IF	ID	EX	MM	WB
2	I	0x2000000	0x80000004			addi	bne	addi	bne	addi




Index	Valid	Tag	Target Addr		K=4	IF	ID	EX	MM	WB
2	0	0x2000000	0x80000004			bne	addi	bne	addi	bne



Index	Valid	Tag	Target Addr		K=4	IF	ID	EX	MM	WB
						sub	BUB	BUB	bne	addi
2	0	0x2000000	0x80000004							



Index	Valid	Tag	Target Addr					K=4	IF	ID	EX	MM	WB
2	0	0x2000000	0x80000004						-	-	ebrk	sub	BUB



Restrictions

- The BTB is checked in the IF stage in the `compute(self)` function
- The BTB is updated in the EX stage in the `update(self)` function
- There can be a case when the fetched instruction is correct, even though the prediction was wrong (e.g. jumping to PC+4)
 - In such cases, even though it is inefficient, **flush** the instructions in the IF and ID stages.

[Part 3] Design Document

Part 3 (20 Points)

Design Document for your modifications

- About Part 1: When do the new data hazards occur due to the push and pop instructions and how do you deal with them?
- About Part 2: How do you implement the branch prediction using the BTB?
- Refer to the README for further specifications.

How build GNU toolchain

PyRISC

- It provides various RISC-V toolset written in Python
- It has snurisc, a RISC-V instruction set simulator that supports most of RV32I base instruction set (**32-bit version!**)
- You should work on either **Linux or MacOS**
 - We highly recommend you to use Ubuntu 18.04 LTS or later
- For Windows, we recommend installing WSL(Windows Subsystem for Linux) and Ubuntu

PyRISC Prerequisites

- PyRISC toolset requires Python version 3.6 or higher.
- You should install Python modules(numpy, pyelftools)

For Ubuntu 18.04 LTS,

```
$ sudo apt-get install python3-numpy python3-pyelftools
```

For MacOS,

```
$ pip install numpy pyelftools
```

RISC-V GNU toolchain

- In order to work with the PyRISC toolset, you need to build a RISC-V GNU toolchain for the RV32I instruction set
- We have added a patch to enable push and pop instructions
- Please take the following steps to build it on your machine

Building RISC-V GNU toolchain

I. Install prerequisite packages

For Ubuntu 18.04 LTS,

```
$ sudo apt-get install autoconf automake autotools-dev curl libmpc-dev  
$ sudo apt-get install libmpfr-dev libgmp-dev gawk build-essential bison flex  
$ sudo apt-get install texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev
```

For MacOS,

```
$ brew install gawk gnu-sed gmp mpfr libmpc isl zlib expat
```

Building RISC-V GNU toolchain

2. Download the RISC-V GNU Toolchain from Github

```
$ git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
```

3. Use the patch to enable push & pop instructions

```
$ cp ~/ca-pa4/patch/pushpop.patch ~/riscv-gnu-toolchain  
$ cd ~/riscv-gnu-toolchain  
$ patch -p1 < ./pushpop.patch
```

Building RISC-V GNU toolchain

4. Configure the RISC-V GNU toolchain

```
$ cd riscv-gnu-toolchain  
$ mkdir build  
$ cd build  
$ ../configure --prefix=/opt/riscv --with-arch=rv32i
```

5. Compile and install them

```
$ sudo make
```

6. Add /opt/riscv/bin in your PATH

```
$ export PATH=/opt/riscv/bin:$PATH
```

Skeleton & How to run

Skeleton

- We provide you with push and pop encodings and masks in `isa.py`

```
# Instruction Encodings
PUSH = WORD(0b00000100000000000000001101011)
POP  = WORD(0b00001000000000000000001101011)

# Instruction Masks
PUSH_MASK = WORD(0b1111110000000000111000001111111)
POP_MASK  = WORD(0b1111110000000000111000001111111)

# ISA table
PUSH : [ "push", PUSH_MASK, R_TYPE, CL_MEM, ]
POP  : [ "pop", POP_MASK, R_TYPE, CL_MEM, ]
```

Running RISC-V executable file

- To run test codes
 - Make the assembly test cases in asm/ into an executable file
 - Use the -l option for log level, and -b option for defining k for BTB

```
$ cd asm/ && make && cd ../  
$ ./snurisc5.py -l 4 -b 7 asm/ex4
```

Restrictions

- You should not change any files other than stages.py
- Your stages.py file should not contain any print() function even in comment lines
- You should not introduce unnecessary pipeline stalls.
- Your code should finish within a reasonable number of cycles.
 - If your simulator runs beyond the predefined threshold, you will get the TIMEOUT error.

Submission

- Due: 11:59PM, December 18 (Sunday)
 - The **sys server will be closed at 11:59PM on December 22nd**. This is the firm deadline.
 - This is the final project, so feel free to use all your remaining slip days
 - Only the upload submitted before the deadline will receive the full credit. 25% of the credit will be deducted for every single day delay.
- Submit the stages.py file to the submission server
- Also, submit the design document(in PDF file only) to the submission server
- The submitted code will NOT be graded instantly. Instead, it will be graded every four hours (12:00am, 4:00am, 8:00am, 12:00pm, 4:00pm, 8:00pm). You may submit multiple versions, but only the last version will be graded.

Logistics

- Part 1 (40) + Part 2 (40) + Part 3 (20) = 100
- Overall project logistics of this course:
 - Proj 1 (3%) + Proj 2 (8%) + Proj 3 (14%) + Proj 4 (15%) = 40% of the entire course

Thank You

- Don't forget to read the detailed description before you start your assignment
- If you have any questions about the assignment, feel free to ask via KakaoTalk
- This file will be uploaded after the lab session😊