

Jin-Soo Kim
(jinsoo.kim@snu.ac.kr)

Systems Software &
Architecture Lab.


Seoul National University

Spring 2019

SEQ: Sequential Y86-64 Implementation



Recall: Y86-64 Instruction Set





Building Blocks

■ Combinational logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control

■ Storage elements

- Store bits (or states)
- Addressable memories
- Loaded only as clock rises




SEQ Hardware Structure

■ State

- Program counter registers (PC)
- Condition code register (CC)
- Register file
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions


■ Instruction flow

- Read instructions at address specified by PC
- Process through stages
- Update program counter



SEQ Stages


- **Fetch:** Read instruction from instruction memory
- **Decode:** Read program registers
- **Execute:** Compute value or address
- **Memory:** Read or write data
- **Write Back:** Write program registers
- **PC Update:** Update program counter



Instruction Decoding

■ Instruction format

- Instruction byte: `icode : ifun`
- Optional register byte: `rA : rB`
- Optional constant word: `valC`



Executing ALU Operations

$OPq\ rA, rB$

6 fn rA rB


Fetch	$icode : ifun \leftarrow M_1[PC]$ $rA : rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$	Read instruction byte Read register byte Compute next PC
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$	Read operand A Read operand B
Execute	$valE \leftarrow valB\ OP\ valA$ Set CC	Perform ALU operation Set condition code register
Memory		<Do nothing>
Write Back	$R[rB] \leftarrow valE$	Write back result
PC Update	$PC \leftarrow valP$	Increment PC by 2

Executing rmmovq



Fetch	$icode : ifun \leftarrow M_1[PC]$ $rA : rB \leftarrow M_1[PC+1]$ $valC \leftarrow M_8[PC+2]$ $valP \leftarrow PC+10$	Read instruction byte Read register byte Read displacement D Compute next PC
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$	Read operand A Read operand B
Execute	$valE \leftarrow valB + valC$	Compute effective address
Memory	$M_8[valE] \leftarrow valA$	Write value to memory
Write Back		<Do nothing>
PC Update	$PC \leftarrow valP$	Increment PC by 10

Executing mrmovq



Fetch	$icode : ifun \leftarrow M_1[PC]$ $rA : rB \leftarrow M_1[PC+1]$ $valC \leftarrow M_8[PC+2]$ $valP \leftarrow PC+10$	Read instruction byte Read register byte Read displacement D Compute next PC
Decode	$valB \leftarrow R[rB]$	Read operand B
Execute	$valE \leftarrow valB + valC$	Compute effective address
Memory	$valM \leftarrow M_8[valE]$	Read value from memory
Write Back	$R[rA] \leftarrow valM$	Write back result
PC Update	$PC \leftarrow valP$	Increment PC by 10

Executing `irmovq`



Fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC}+1]$ $\text{valC} \leftarrow M_8[\text{PC}+2]$ $\text{valP} \leftarrow \text{PC}+10$	Read instruction byte Read register byte Read immediate value V Compute next PC
Decode	$\text{valB} \leftarrow 0$	
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	Pass valC through ALU
Memory		<Do nothing>
Write Back	$R[\text{rB}] \leftarrow \text{valE}$	Write back result
PC Update	$\text{PC} \leftarrow \text{valP}$	Increment PC by 10

Executing pushq

pushq rA

A 0 rA F

Fetch	$icode : ifun \leftarrow M_1[PC]$ $rA : rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$	Read instruction byte Read register byte Compute next PC
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow R[\%rsp]$	Read operand A Read stack pointer
Execute	$valE \leftarrow valB + (-8)$	Decrement stack pointer
Memory	$M_8[valE] \leftarrow valA$	Write to stack
Write Back	$R[\%rsp] \leftarrow valE$	Update stack pointer
PC Update	$PC \leftarrow valP$	Increment PC by 2

Executing popq

popq rA

B 0 rA F

Fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC}+2$	Read instruction byte Read register byte Compute next PC
Decode	$\text{valA} \leftarrow R[\%rsp]$ $\text{valB} \leftarrow R[\%rsp]$	Read stack pointer Read stack pointer
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer
Memory	$\text{valM} \leftarrow M_8[\text{valA}]$	Read from stack
Write Back	$R[\%rsp] \leftarrow \text{valE}$ $R[\text{rA}] \leftarrow \text{valM}$	Update stack pointer Write back result
PC Update	$\text{PC} \leftarrow \text{valP}$	Increment PC by 2

Executing Conditional Moves

cmovXX rA, rB

2 fn rA rB

Fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{rA} : \text{rB} \leftarrow M_1[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC}+2$	Read instruction byte Read register byte Compute next PC
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow 0$	Read operand A
Execute	$\text{valE} \leftarrow \text{valB} + \text{valA}$ If !Cond(CC,ifun) $\text{rB} \leftarrow 0xF$	Pass valA through ALU Disable register update
Memory		<Do nothing>
Write Back	$R[\text{rB}] \leftarrow \text{valE}$	Write back result
PC Update	$\text{PC} \leftarrow \text{valP}$	Increment PC by 2

Executing Jumps



Fetch	$icode : ifun \leftarrow M_1[PC]$ $valC \leftarrow M_8[PC+1]$ $valP \leftarrow PC+9$	Read instruction byte Read destination address Compute next PC
Decode		<Do nothing>
Execute	$Cnd \leftarrow Cond(CC, ifun)$	Take branch?
Memory		<Do nothing>
Write Back		<Do nothing>
PC Update	$PC \leftarrow Cnd? valC : valP$	Update PC

Executing call



Fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{valC} \leftarrow M_8[\text{PC}+1]$ $\text{valP} \leftarrow \text{PC}+9$	Read instruction byte Read destination address Compute return address
Decode	$\text{valB} \leftarrow R[\%rsp]$	Read stack pointer
Execute	$\text{valE} \leftarrow \text{valB} + (-8)$	Decrement stack pointer
Memory	$M_8[\text{valE}] \leftarrow \text{valP}$	Write return address on stack
Write Back	$R[\%rsp] \leftarrow \text{valE}$	Update stack pointer
PC Update	$\text{PC} \leftarrow \text{valC}$	Set PC to destination

Executing ret




Fetch	$\text{icode} : \text{ifun} \leftarrow M_1[\text{PC}]$ $\text{valP} \leftarrow \text{PC} + 1$	Read instruction byte Compute next PC (not used)
Decode	$\text{valA} \leftarrow R[\%rsp]$ $\text{valB} \leftarrow R[\%rsp]$	Read stack pointer Read stack pointer
Execute	$\text{valE} \leftarrow \text{valB} + 8$	Increment stack pointer
Memory	$\text{valM} \leftarrow M_8[\text{valA}]$	Read return address from stack
Write Back	$R[\%rsp] \leftarrow \text{valE}$	Update stack pointer
PC Update	$\text{PC} \leftarrow \text{valM}$	Set PC to return address

Computed Values

Fetch	icode, ifun rA, rB valC valP	Instruction code / Instruction function Instruction register A / B Instruction constant Incremented PC
Decode	srcA, valA srcB, valB	Register ID A / Register value A Register ID B / Register value B
Execute	valE Cnd	ALU result Branch/move flag
Memory	valM	Value from memory
Write Back	dstE, dstM	Destination register E / M
PC Update	PC	PC register


SEQ Hardware

- Blue boxes
 - Predesigned hardware blocks
 - e.g. memories, ALU
- Gray boxes
 - Control logic (described in HCL)
- Write ovals
 - Labels for signals
- Thick lines: 64-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values




Fetch Logic: Data Path

- PC
 - Register containing PC
- Instruction memory
 - Read 10 bytes (PC to PC+9)
 - Signal invalid address
- Split
 - Divide instruction byte into icode and ifun
- Align
 - Get fields for rA, rB, and valC



Fetch Logic: Control


- `instr_valid`
 - Is this instruction valid?
- `icode & ifun`
 - Generate no-op if invalid address
- `need_regids`
 - Does this instruction have a register byte?
- `need_valC`
 - Does this instruction have a constant word?



Fetch Logic: Control (in HCL)


```
int icode = [  
  imem_error: INOP;  
  1: imem_icode;  
];  
  
int ifun = [  
  imem_error: FNONE;  
  1: imem_ifun;  
];  
  
bool need_regids = icode in  
  { IRRMOVQ, IOPQ, IPUSHQ, IPOPQ,  
    IIRMOVQ, IRMMOVQ, IMRMOVQ };  
  
bool instr_valid = icode in  
  { INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOQ,  
    IMRMOVQ, IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPQ };  
  
bool need_valC = icode in  
  { IIRMOVQ, IRMMOVQ, IMRMOVQ, IJXX, ICALL };  

```



Decode Logic

- Register file
 - Read ports A, B
 - Write ports E, M
 - Addresses are register IDs or 15 (0xF – no access)
- Control
 - srcA, srcB: read port addresses
 - dstE, dstM: write port addresses
- Signals
 - Cnd: indicate whether or not to perform conditional move (computed in Execute stage)



Decode Logic: srcA in HCL

OPq	Decode	$valA \leftarrow R[rA]$	Read operand A
rmmovq	Decode	$valA \leftarrow R[rA]$	Read operand A
mrmovq	Decode		
irmovq	Decode		
pushq	Decode	$valA \leftarrow R[rA]$	Read operand A
popq	Decode	$valA \leftarrow R[\%rsp]$	Read stack pointer
cmovXX	Decode	$valA \leftarrow R[rA]$	Read operand A
jXX	Decode		
call	Decode		
ret	Decode	$valA \leftarrow R[\%rsp]$	Read stack pointer

```
int srcA = [ icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ } : rA;  
            icode in { IPOPOPQ, IRET } : RRSP;  
            1 : RNONE;          # Don't need register  
];
```

Decode Logic: dstE in HCL

OPq	Write Back	$R[rB] \leftarrow vaIE$	Write back result
rmmovq	Write Back		
mrmovq	Write Back		
irmovq	Write Back	$R[rB] \leftarrow vaIE$	Write back result
pushq	Write Back	$R[\%rsp] \leftarrow vaIE$	Update stack pointer
popq	Write Back	$R[\%rsp] \leftarrow vaIE$	Update stack pointer
cmovXX	Write Back	$R[rB] \leftarrow vaIE$	Write back result
jXX	Write Back		
call	Write Back	$R[\%rsp] \leftarrow vaIE$	Update stack pointer
ret	Write Back	$R[\%rsp] \leftarrow vaIE$	Update stack pointer

```
int dstE = [ icode in { IRRMOVQ } && Cnd : rB;  
            icode in { IIRMOVQ, IOPQ } : rB;  
            icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RRSP;  
            1 : RNONE;          # Don't write any register  
];
```



Execute Logic

■ Data path

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC: Register with 3 condition code bits
- Cond: Computes conditional jump/move flag

■ Control logic

- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?
- SetCC: Should condition code register be loaded?



Execute Logic: aluA in HCL

OPq	Execute	$valE \leftarrow valB \text{ OP } valA$	Perform ALU operation
rmmovq	Execute	$valE \leftarrow valB + valC$	Compute effective address
mrmovq	Execute	$valE \leftarrow valB + valC$	Compute effective address
irmovq	Execute	$valE \leftarrow valB + valC$	Pass valC through ALU
pushq	Execute	$valE \leftarrow valB + (-8)$	Decrement stack pointer
popq	Execute	$valE \leftarrow valB + 8$	Increment stack pointer
cmovXX	Execute	$valE \leftarrow valB + valA$	Pass valA through ALU
jXX	Execute		
call	Execute	$valE \leftarrow valB + (-8)$	Decrement stack pointer
ret	Execute	$valE \leftarrow valB + 8$	Increment stack pointer

```
int aluA = [ icode in { IRRMOVQ, IOPQ } : valA;
            icode in { IIRMOVQ, IRMMOVQ, IMRMVQ } : valC;
            icode in { ICALL, IPUSHQ } : -8;
            icode in { IRET, IPOPOPQ } : 8;
            # Other instruction don't need ALU
];
```

Execute Logic: alufun in HCL

OPq	Execute	$valE \leftarrow valB \text{ OP } valA$	Perform ALU operation
rmmovq	Execute	$valE \leftarrow valB + valC$	Compute effective address
mrmovq	Execute	$valE \leftarrow valB + valC$	Compute effective address
irmovq	Execute	$valE \leftarrow valB + valC$	Pass valC through ALU
pushq	Execute	$valE \leftarrow valB + -8$	Decrement stack pointer
popq	Execute	$valE \leftarrow valB + 8$	Increment stack pointer
cmovXX	Execute	$valE \leftarrow valB + valA$	Pass valA through ALU
jXX	Execute		
call	Execute	$valE \leftarrow valB + -8$	Decrement stack pointer
ret	Execute	$valE \leftarrow valB + 8$	Increment stack pointer

```
int alufun = [ icode == IOPQ : ifun;
              1 : ALUADD;
            ];
```


Memory Logic

■ Memory

- Reads or writes memory word

■ Control logic

- `stat`: What is instruction status?
- `Mem. read`: Should word be read?
- `mem. write`: Should word be written?
- `Mem. addr`: Select address
- `Mem. data`: Select data




Memory Logic: stat in HCL

■ Stat

- What is instruction status?

```
int Stat = [  
    imem_error || dmem_error : SADR;  
    !instr_valid: SINS;  
    icode == IHALT : SHLT;  
    1 : SAOK;  
];
```



Memory Logic: mem_addr in HCL

OPq	Memory		
rmmovq	Memory	$M_8[\text{valE}] \leftarrow \text{valA}$	Write value to memory
mrmmovq	Memory	$\text{valM} \leftarrow M_8[\text{valE}]$	Read value from memory
irmovq	Memory		
pushq	Memory	$M_8[\text{valE}] \leftarrow \text{valA}$	Write to stack
popq	Memory	$\text{valM} \leftarrow M_8[\text{valA}]$	Read from stack
cmovXX	Memory		
jXX	Memory		
call	Memory	$M_8[\text{valE}] \leftarrow \text{valP}$	Update stack pointer
ret	Memory	$\text{valM} \leftarrow M_8[\text{valA}]$	Update stack pointer

```
int mem_addr = [ icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : valE;  
                icode in { IPOPOPQ, IRET } : valA;  
                # Other instructions don't need address  
];
```


Memory Logic: mem_read in HCL

OPq	Memory		
rmmovq	Memory	$M_8[valE] \leftarrow valA$	Write value to memory
mrmmovq	Memory	$valM \leftarrow M_8[valE]$	Read value from memory
irmovq	Memory		
pushq	Memory	$M_8[valE] \leftarrow valA$	Write to stack
popq	Memory	$valM \leftarrow M_8[valA]$	Read from stack
cmovXX	Memory		
jXX	Memory		
call	Memory	$M_8[valE] \leftarrow valP$	Update stack pointer
ret	Memory	$valM \leftarrow M_8[valA]$	Update stack pointer

```
bool mem_read = icode in { IMRMOVQ, IPOPOPQ, IRET };
```

PC Update Logic

- New PC
 - Select next value of PC
 - One of valC, valM, or valP
 - valC: from Instruction constant
 - call, jXX
 - valM: from Data memory
 - ret
 - valP: from next PC computed




PC Update Logic: `new_pc` in HCL

<code>OPq</code>	PC Update	<code>PC ← valP</code>	Update PC
<code>rmmovq</code>	PC Update	<code>PC ← valP</code>	Update PC
<code>mrmovq</code>	PC Update	<code>PC ← valP</code>	Update PC
<code>irmovq</code>	PC Update	<code>PC ← valP</code>	Update PC
<code>pushq</code>	PC Update	<code>PC ← valP</code>	Update PC
<code>popq</code>	PC Update	<code>PC ← valP</code>	Update PC
<code>cmovXX</code>	PC Update	<code>PC ← valP</code>	Update PC
<code>jXX</code>	PC Update	<code>PC ← Cnd? valC : valP</code>	Update PC
<code>call</code>	PC Update	<code>PC ← valC</code>	Update PC
<code>ret</code>	PC Update	<code>PC ← valM</code>	Update PC

```
int new_pc = [ icode == ICALL : valC;  
              icode == IJXX && Cnd: ValC;  
              icode == IRET : valM;  
              1 : valP;  
];
```



SEQ Operation (I)

- State (all updated as clock rises)
 - PC register
 - Cond. Code register
 - Data memory
 - Register file
- Combinational logic
 - ALU
 - Control logic
 - Memory reads
 - Instruction memory
 - Register file
 - Data memory





SEQ Operation (2)

- State set according to second `irmovq` instruction
- Combinational logic starting to react to state changes





SEQ Operation (3)

- State set according to second `irmovq` instruction
- Combinational logic generates results for `addq` instruction





SEQ Operation (4)

- State set according to addq instruction
- Combinational logic starting to react to state changes



SEQ Operation (5)

- State set according to addq instruction
- Combinational logic generates results for je instruction



SEQ Summary

■ Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

■ Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle